		CUT REC'D POT/PTO O 5 APD 2004					
FORM PTO-1390 U.S. DEPAG (REV 10-97)	RTMENT OF COMMERCE PATENT AND TRADEMARK OF	FFICE ATTORNEY'S DOCKET NUMBER					
	R TO THE UNITED STATI	ES 01245/TL					
DESIGNATED/ELECT	TED OFFICE (DO/EO/US)	U.S. APPLICATION NO. (If known, see 37 CFR 1.5)					
CONCERNING A FILE	NG UNDER 35 U.S.C. 371	09/830378					
INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED					
PCT/FR99/02639	28 October 1999	29 October 1998					
TITLE OF INVENTION DEVICE AND METHOD FOR MAKING AN INTEGRATED CIRCUI							
APPLICANT(S) FOR DO/EO/US Eric	GERBAULT						
Applicant herewith submits to the United State	s Designated/Elected Office (DO/EO/US)	the following items and other information:					
1. X This is a FIRST submission of item	s concerning a filing under 35 U.S.C. 371.						
2. This is a SECOND or SUBSEQUE	NT submission of items concerning a filing	g under 35 U.S.C. 371.					
3. X This express request to begin nation	al examination procedures (35 U.S.C. 371) the applicable time limit set in 35 U.S.C. 37	(f)) at any time rather than delay					
		19th month from the earliest claimed priority date.					
· · · · · · · · · · · · · · · · · · ·	lication as filed (35 U.S.C. 371(c)(2))						
	(required only if not transmitted by the	e International Bureau).					
b. K has been transmitted by	the International Bureau.						
c. is not required, as the a	pplication was filed in the United State	-					
A translation of the International	Application into English (35 U.S.C. 3						
	e International Application under PCT						
a. are transmitted herewith	n (required only if not transmitted by the	he International Bureau).					
b. have been transmitted b	by the International Bureau.						
c. L have not been made; ho	owever, the time limit for making such	amendments has NOT expired.					
d. have not been made and							
8. A translation of the amendments	to the claims under PCT Article 19 (3.	5 U.S.C. 371(c)(3)).					
9. An oath or declaration of the inv	rentor(s) (35 U.S.C. 371(c)(4)).						
10. A translation of the annexes to the (35 U.S.C. 371(c)(5)).	he International Preliminary Examinati	on Report under PCT Article 36					
Items 11. to 16. below concern docume	nt(s) or information included:	-					
	ment under 37 CFR 1.97 and 1.98.						
* &		pliance with 37 CFR 3.28 and 3.31 is included.					
13. X A FIRST preliminary amendmen							
A SECOND or SUBSEQUENT							
	premimary amendment.						
14. A substitute specification.							
15. A change of power of attorney at	nd/or address letter.	Express Mail Mailing Label No.:					
16. X Other items or information:		EL 759 977 166 US Dame of Deposit:					
		April 25, 2001					
Form PCT/IB/308							
CHANGE OF CORRESPONDENC	CE ADDRESS	I hereby certify that this paper and any papers identified herein is being deposited with the United States Postal Service "Express					
APPLICATION ASSIGNMENT INFORMATION	FOR	Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant					
PUBLICATION	LOK	Commissioner for Patents, Washington, D.C. 20231					
	•	Tolanda Usher.					
		Kolanda Usher					
		V					

עב אדעביוום וישן ויש	831837	Q In	PCT/FR99/02639			ALTONNEYS DOC	
		<u> </u>	ICI/IR99/02639			01245/	TL
	lowing fees are s					ALCULATIONS	PTO USE ONLY
	alfee (37 CF)				1		
Search Repo	ert has been prepa	ned by the	EPO or IPO\$8	60.00	1		
International	l preliminary exa	mination f	se paid to USPTO (37 CFR 1.4	•			
	• • • • • • • • • • • • • • • • • • • •		\$6!	90.00			
No internation but internation	onal preliminary onal search fee p	examinatio aid to USP	n fee paid to USPTO (37 CFR TO (37 CFR 1.445(a)(2)) . \$7:	1.482) 50.00			
Neither inter international	mational prelimin I search fee (37 C	iary exami FR 1.445(nation fee (37 CFR 1.482) nor a)(2)) paid to USPTO \$1.	,000.00			
International and all claim	l preliminary examinary examinations of the control	mination fe	ee paid to USPTO (37 CFR 1.48 T Article 33(2)-(4)	(2) \$100.00			
	ENTER:	APPROF	PRIATE BASIC FEE AV	OUNT =	S	860.00	
Surcharge of \$130 months from the	0.00 for furnishin earliest claimed p	ig the oath priority date	or declaration later than 20 20 (37 CFR 1.492(e)).	30	S		
CEAIMS	NUMBER F	ILED	NUMBER EXTRA	RATE			
Total claims	8	-20 =	0 .	x 18.00	S	0	
Independent claims		. 3 =	0		S	0	
MULTIPLE DEP	۷.		I	x 8.0.00	S	V	
one	· · · · · · · · · · · · · · · · · · ·		OF ABOVE CALCULAT	x 270.00			
					S	860.00	
Reduction of 1/2 must also by filed	for filing by small (Note 37 CFR 1	ll entity, if .9, 1.27, 1.	applicable. Verified Small Enti 28).	ry Statement	S		
			SUBT	OTAL =	S	860.00	
Processing fee of	\$130.00 for furn	ishing the lariority date	English translation later than (37 CFR 1.492(f)).		S		
			TOTAL NATION		S	860.00	
Fee for recording accompanied by a	the enclosed assi	gnment (3 ver sheet (3	7 CFR 1.21(h)). The assignment of CFR 3.28, 3.31). \$40.00 per	t must be property +	S	- 000 • 00	
			TOTAL FEES ENC	LOSED =	S	860.00	
					A	nount to be:	\$.
						refunded	3
						charged	
b. Please of	k in the amount of tharge my Depositate copy of this	it Account	No in the a	e fees is enclosed	i.	to cove	er the above fees.
c. X The Cor	mmissioner is her	reby author Account N	rized to charge any additional tero. 06-1378 . A duplicate	es which may be	recti er is	uired, or credit an	у .
J. J. pay			and the second s		113		
NOTE: Where 1.137(1) or (b)	e an appropriate) must be filed a	e time limi nd granter	t under 37 CFR 1.494 or 1.495 I to restore the application to p	has not been m ending status.	et, a	petition to revi	ve (37 CFR
SEND ALL CORRE	SPONDENCE TO:			. 77.		Lan	
		NAN TA	NGER & CHICK, P.C.		meli E:	- gunga	
	renue - 25th Fiod		a rough on this total, I.C.			1	
	TY 10017-2023	JI.		Thoma	S	Langer	
tion total t	11 1001/74023			NAME			
Tel. No. (21	7) 310_1000	Date:	April 25, 2001	27,2	64		
Fax No. (2)			. = 002			NUMBER	
				SZUDIKA	LiUN	NI.MBES	70.00

JC03 Rec'd PCT/PTO 2 5 APR 2001

Attorney Docket No. <u>01245/TL</u>

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Eric GERBAULT

Serial No. : Not Yet Assigned (U.S. Natl.

Phase of PCT/FR99/02639 filed

10/28/99)

Filed : CONCOMITANTLY HEREWITH

For : DEVICE AND METHOD FOR MAKING

AN INTEGRATED CIRCUIT SECURE

Art Unit

Examiner

Express Mail Mailing Label No.: EL 759 977 166 US Date of Deposit: April 25, 2001

I hereby certify that this paper is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Asst. Commissioner for Patents, Washington, D.C.

okanda Usher

PRELIMINARY AMENDMENT

BOX PCT

Asst. Commissioner for Patents Washington, D.C. 20231

SIR:

Please amend the above-identified application as follows:

IN THE SPECIFICATION

Please insert the following as the first sentence of the above-identified application:

-- This application is a U.S. National Phase Application under 35 USC 371 of International Application PCT/FR99/02639 (not published in English) filed 28 October 1999.--

Page 1, before the paragraph starting on line 2, insert the following heading:

--FIELD OF THE INVENTION--

Between lines 7 and 8, insert the heading --BACKGROUND OF THE INVENTION--.

Page 2, between lines 10 and 11, insert the heading --SUMMARY OF THE INVENTION--.

Page 3, between lines 10 and 11, insert the heading --BRIEF DESCRIPTION OF THE DRAWINGS--.

Page 3, between lines 27 and 28, insert the heading --DETAILED DESCRIPTION OF THE DRAWINGS--.

IN THE CLAIMS

Change the heading to -- I CLAIM--.

Please amend claims 1-8 as follows (see attachment for details of changes):

1. (Amended) An integrated circuit device containing a memory area that comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks, N being an integer greater than 1, characterized in that

- 5 said memory area has M replicas, M being an integer greater than
 1, of x program code blocks, x being an integer comprised between
 1 and N, wherein said replicas reside at different addresses
 within said memory area, and in that said device comprises
 selection means for randomly selecting one replica of at least
 10 one of the x blocks as a block replica to be used when executing
 said program.
 - 2. (Amended) A device according to claim 1, characterized in that the sums of bit values of at least two addresses among the set of addresses of one replicated block and its M replicas are different.
 - 3. (Amended) A device according to claim 1, characterized in that, among the set of addresses of one replicated block and its M replicas, one address resides within the program memory and another address resides within the data memory.
 - 4. (Amended) A device according to claim 1, characterized in that it comprises controller means for randomly scheduling block execution.
 - 5. (Amended) A method for making secure an integrated circuit device containing a memory area, which comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks, N being an integer greater

- 5 than 1, characterized in that said method comprises the steps of:
 - generating, within said memory area, M replicas, M being an integer greater than 1, of x program code blocks, x being an integer comprised between 1 and N, wherein said replicas reside at different addresses within said memory area, and
 - randomly selecting one replica of at least one of the x blocks as a block replica to be used when executing said program.
 - 6. (Amended) A method according to claim 5, characterized in that said method comprises the additional step of selecting the sums of bit values of at least two addresses among the set of addresses of one replicated block and its M replicas in such a way that they are different.
 - 7. (Amended) A method according to claim 5, characterized in that, among the set of addresses of a replicated block and its M replicas, an address is selected within the program memory and another address is selected within the data memory.
 - 8. A method according to claim 5, characterized in that said method comprises the additional step of randomly scheduling block execution.

Respectfully submitted,

Thomas Langer / Reg. No. 27,264

Frishauf, Holtz, Goodman, Langer & Chick, P.C.

767 Third Avenue - 25th Floor

New York, New York 10017-2032

Tel. No. (212) 319-4900

Facsimile No. (212) 319-5101

TL:yu

DEVICE AND METHOD FOR MAKING AN INTEGRATED CIRCUIT SECURE

This application is a U.S. National Phase Application under 35 USC 371 of International Application PCT/FR99/02639 (not published in English) filed 28 October 1999.

FIELD OF THE INVENTION

The present invention relates to an integrated circuit device containing a memory area, which comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having n code blocks Bi ($i = 1, \ldots, N$). It further relates to a method for making such a device secure.

BACKGROUND OF THE INVENTION

Integrated circuit devices of this kind are most often used in applications where confidential information storing and processing security is essential. These can for example be electronic component-carrying cards for applications relating to the fields of health, mobile telephony, or also banking applications.

Such cards comprise an integrated circuit which conventionally includes a controller for (for example a central processing unit or CPU) managing and distributing, through bus lines, data or address information that is stored within the memory area of said cards. This integrated circuit having bus lines consumes electrical power, in particular when these bus lines are used to carry logical 1 information.

Also, the intensity of the electrical current used by an electronic component-carrying card varies with time, in particular because of the different values of data or addresses transiting over said bus lines in the card. The current change as a function of time is an electrical signature of the card's activity and therefore, analyzing said signature is indicative of said activity. Thereby, by means of an analysis of the electrical signature, forgers, for example, can easily follow a succession of operations

25

In order to make the analysis of the electrical signature more complex to forgers, the state of the art suggests providing auxiliary devices for generating spurious signals that are added to the electrical signature of said electronic component-carrying card's activity. Although they make the electrical signature analysis more delicate, such auxiliary devices are slow because they monopolize some of the card's resources, which resources are already used for executing other operations specific to the card and consume more current because they include electronic components that require electrical power for their operation.

SUMMARY OF THE INVENTION

5

10

H

25

30

35

Thus, one technical problem to be solved by the present invention is that of providing an integrated circuit device containing a memory area that comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks Bi $(i=1, \ldots, N)$, as well as a method for making such a device secure, for obtaining an electrical signature in such a way that said signature is difficult to analyze and which further requires little power and time consumption, for example due to auxiliary devices appropriating the device's own resources.

According to a first object of the present invention, a solution to the technical problem posed is characterized in that said memory area of said integrated circuit device comprises M replicas Cj (j = 1, ..., M) having x program code blocks Bi (x = 1, ..., N), said replicas residing at different addresses within said memory area, and in that said device comprises selection means for randomly selecting a replica Cj of at least one of the x blocks Bi, as a block replica to be used when executing said program.

According to a second object of the present invention, this solution is characterized in that the securing method comprises the steps of:

35

- creating, within said memory area, M replicas Cj $(j=1,\ldots,M)$ of x program code blocks Bi $(x=1,\ldots,N)$, wherein said replicas reside at different addresses within said memory area, and

- randomly selecting one replica Cj of at least one of the x blocks Bi, as a block replica to be used when executing said program.

Therefore, as explained in detail below, the device according to the invention prevents forgery by making the analysis of the electrical signatures very difficult to analyze by such forgery, taking advantage of the fact that said electrical signature varies, in particular, as a function of the values transiting over said device bus lines.

BRIEF DESCRIPTION OF THE DRAWINGS

Other features and advantages of the invention will become apparent from the following description of preferred embodiments of the present invention, provided by way of non-limiting examples, in reference to the appended Figures, in which:

Fig. 1 illustrates an integrated circuit device, such as, for example, an electronic component-carrying card.

Fig. 2 illustrates a memory area in the card of Fig. 1.

Fig. 3 illustrates bus lines in the card of Fig. 1.

Fig. 4 illustrates the memory area of Fig. 2 restricted to code block Bi.

Fig. 5 illustrates addressing of a code block and its replicas within the card of Fig. 1.

Fig. 6 illustrates a distribution of a code block and its replicas within a memory area of Fig. 2.

Fig. 7 illustrates another distribution of a code block and its replicas within the memory area of Fig. 2.

DETAILED DESCRIPTION OF THE INVENTION

Fig. 1 shows an integrated circuit device 10, for example an electronic component-carrying card.

Card 10 includes a controller (for example a central processing unit or CPU), a memory area 12 including a data memory 14 and a program memory 15, and a terminal block 13

AMENDED CLAIMS SHOWING CHANGES MADE TO CLAIMS (U.S. Natl. Phase of Appln No. PCT/FR98/02639).

[CLAIMS] I CLAIM

- 1. (Amended) An integrated circuit device containing a memory area that comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks. N being an integer greater than 1 [Bi (i = 1, ..., N)], characterized in that said memory area has M replicas [Cj (j = 1, ..., M)], M being an integer greater than 1, of x program code blocks [Bi (x = 1, ..., N)], x being an integer comprised between 1 and N, wherein said replicas reside at different addresses within said memory area, and in that said device comprises selection means for randomly selecting one replica [Cj] of at least one of the x blocks [Bi], as a block replica to be used when executing said program.
- 2. A device according to claim 1, characterized in that the sums of bit values of at least two addresses among the set of addresses of one replicated block [Bi] and its M replicas [Ci] are different.
- 3. (Amended) A device according to [any preceding claim] claim 1, characterized in that, among the set of addresses of one replicated block [Bi] and its M replicas, one address resides within the program memory and another address resides within the data memory.
- 4. (Amended) A device according to [any preceding claim] claim 1, characterized in that it comprises controller means for randomly scheduling block execution.

5

- 5. (Amended) A method for making secure an integrated circuit device containing a memory area, which comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks, N being an integer greater than 1 [Bi (i = 1, ..., N)], characterized in that said method comprises the steps of:
- generating, within said memory area, M replicas [Cj (j = $1, \ldots, M$)], M being an integer greater than 1, of x program code blocks [Bi (x = $1, \ldots, N$)], x being an integer comprised between 1 and N, wherein said replicas reside at different addresses within said memory area, and
- randomly selecting one replica [Cj] of at least one of the x blocks [Bi], as a block replica to be used when executing said program.
- 6. (Amended) A method according to claim 5, characterized in that said method comprises the additional step of selecting the sums of bit values of at least two addresses among the set of addresses of one replicated block [Bi] and its M replicas [Cj] in such a way that they are different.
- 7. (Amended) A method according to [claims 5 or 6] <u>claim 5</u>, characterized in that, among the set of addresses of a replicated block [Bi] and its M replicas, an address is selected within the program memory and another address is selected within the data memory.
- 8. A method according to [claims 5, 6 or 7] claim 5, characterized in that said method comprises the additional step of randomly scheduling block execution.

DEVICE AND METHOD FOR MAKING AN INTEGRATED CIRCUIT SECURE

The present invention relates to an integrated circuit device containing a memory area, which comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having n code blocks Bi ($i = 1, \ldots, N$). It further relates to a method for making such a device secure.

Integrated circuit devices of this kind are most often used in applications where confidential information storing and processing security is essential. These can for example be electronic component-carrying cards for applications relating to the fields of health, mobile telephony, or also banking applications.

Such cards comprise an integrated circuit which conventionally includes a controller for (for example a central processing unit or CPU) managing and distributing, through bus lines, data or address information that is stored within the memory area of said cards. This integrated circuit having bus lines consumes electrical power, in particular when these bus lines are used to carry logical 1 information.

Also, the intensity of the electrical current used by an electronic component-carrying card varies with time, in particular because of the different values of data or addresses transiting over said bus lines in the card. The current change as a function of time is an electrical signature of the card's activity and therefore, analyzing said signature is indicative of said activity. Thereby, by means of an analysis of the electrical signature, forgers, for example, can easily follow a succession of operations contained in the different code blocks of the program of said card and therefore, can access the confidential information contained in this card.

In order to make the analysis of the electrical signature more complex to forgers, the state of the art

5

25

20

30

for generating

providing

suggests

10

5

25

30

35

auxiliary devices spurious signals that are added to the electrical signature of said electronic component-carrying card's activity. Although they make the electrical signature analysis more delicate, such auxiliary devices are slow because they monopolize some of the card's resources, which resources are already used for executing other operations specific to the card and consume more current because they include electronic components that require electrical power for their operation.

Thus, one technical problem to be solved by the present invention is that of providing an integrated circuit device containing a memory area that comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks Bi (i=1, ..., N), as well as a method for making such a device secure, for obtaining an electrical signature in such a way that said signature is difficult to analyze and which further requires little power and time consumption, for example due to auxiliary devices appropriating the device's own resources.

According to a first object of the present invention, a solution to the technical problem posed is characterized in that said memory area of said integrated circuit device comprises M replicas Cj (j = 1, ..., M) having x program code blocks Bi (x = 1, ..., N), said replicas residing at different addresses within said memory area, and in that said device comprises selection means for selecting a replica Cj of at least one of the x blocks Bi, as a block replica to be used when executing said program.

According to a second object of the present invention, this solution is characterized in that the securing method comprises the steps of:

- creating, within said memory area, M replicas Cj (j = 1, ..., M) of x program code blocks Bi (x = 1, ..., M)N), wherein said replicas reside at different addresses within said memory area, and

- randomly selecting one replica Cj of at least one of the x blocks Bi, as a block replica to be used when executing said program.

Therefore, as explained in detail below, the device according to the invention prevents forgery by making the analysis of the electrical signatures very difficult to analyze by such forgery, taking advantage of the fact that said electrical signature varies, in particular, as a function of the values transiting over said device bus lines.

Other features and advantages of the invention will become apparent from the following description of preferred embodiments of the present invention, provided by way of non-limiting examples, in reference to the appended Figures, in which:

Fig. 1 illustrates an integrated circuit device, such as, for example, an electronic component-carrying card.

Fig. 2 illustrates a memory area in the card of Fig. 1.

Fig. 3 illustrates bus lines in the card of Fig. 1.

Fig. 4 illustrates the memory area of Fig. 2 restricted to code block ${\tt Bi.}$

Fig. 5 illustrates addressing of a code block and its replicas within the card of Fig. 1.

Fig. 6 illustrates a distribution of a code block and its replicas within a memory area of Fig. 2.

Fig. 7 illustrates another distribution of a code block and its replicas within the memory area of Fig. 2.

Fig. 1 shows an integrated circuit device 10, for example an electronic component-carrying card.

Card 10 includes a controller (for example a central processing unit or CPU), a memory area 12 including a data memory 14 and a program memory 15, and a terminal block 13 for electrical connection, for example, to a card reader connector.

Memory area 12 is shown in Fig. 2. It contains a program P including N code blocks Bi ($i=1,\ldots,N$) forming code blocks representing steps or operations to be performed when executing said program P, which enables

25

35

performing operations such as reading or selecting data from card 10 and wherein said blocks Bi handle data and address information.

5

10

25

30

35

When executing program P, information interchanges take place between memories 14, 15 and controller 11, through bus lines within said integrated circuit, which are handled by controller 11 in said card 10. The bus lines are either lines for transferring address information, or lines for transferring data information. As shown in Fig. 3, data bus lines D1, D2, ..., D8 and address bus lines A1, A2, ..., A16 are connected to each of the data memory 14 and program memory 15 within each memory area 12 as well as to controller 11 (CPU).

In order to scramble the analysis of the electrical signature on execution of program P, which execution is a sign of card 10 being active, according to the present invention, the device comprises M replicas Cj (j = 1, ..., M) of one or several blocs Bi within said memory area 12, and selection means Ms for randomly selecting one of replicas Cj of a block Bi as a block replica to be executed when the latter must be executed within said program P. When program P is executed, several code blocks Bi will be executed. Fig. 4 illustrates an example for a given block Bi. For each execution of this block Bi to be executed within program P and including replicas Cj within memory area 12, selection means Ms randomly selects either block Bi or one of its replicas Cj so as to execute it within program P. As the various replicas Cj as well as block Bi reside at different address values, on each new request for executing block Bi within program P, the bus lines do not carry the same address values and this makes analyzing the electrical signature, which varies according to the values transiting over the bus lines in card 10, much more difficult. The more replicated blocks Bi this device includes, the more difficult the signature will be to analyze. This is the reason why the invention provides replicas Cj for x blocks Bi (x = 1, ..., N).

25

30

35

The example illustrated in Fig. 5 shows a block Bi with its three replicas C1, C2 and C3 and their respective addresses Ab, Ac1, Ac2 and Ac3. In this example, it can be seen that the bit sums of address values Ab, Ac1, and Ac3 are different and therefore, that the address values vary in electrical consumption whereas the bit sums of address values Ab and Ac2 are equivalent (with their sum equal to seven) and that, as a consequence, their address values are equivalent in terms of electrical consumption. Just as the electrical signature varies according to the values transiting over the address bus lines, the electrical signature varies according to the values transiting over the data bus lines shown in Fig. 3. Thus, according to the present invention, among the set of addresses within a replicated block Bi and its M replicas (where block Bi includes operations for managing a given number of data), an address resides within program memory 15 and another address resides within data memory 14, as shown in the examples of Figs. 6 and 7. In this

In particular, the electrical signature varies as a function of the values transiting over the address bus lines shown in Fig. 3, and more specifically, whenever information 1 is present on a bus line, which information requires a certain electrical current. However, if address values of the above-mentioned replicas Cj replicated block Bi are equivalent in terms of electrical consumption (for example their values 111110000000000 and 0000111011000000 induce the same consumption since they each have the same number of bits equal to one and zero), the electrical signature will not change much. addresses are selected in such a way that the sum of bit values of at least two addresses among the set of addresses of a replicated block Bi and its M replicas Cj different. In practice, it has been found that, generally 1-bit difference amonq these speaking, a sums sufficient for differentiating the various electrical consumption amounts of the address values and therefore make the analysis of the electrical signature more complex.

Therefore, the above-mentioned system, where blocks are replicated within different memories, enables scrambling of the electrical signature, and it will be understood that this system, in combination with what has been described so far, makes the electrical signature even more difficult to analyze.

Finally, in addition to a random variation of the electrical signature due to the different systems provided within the device according to the present invention and as disclosed previously, the latter provides a random time variation of said signature. More specifically, the present invention provides a device comprising controller means for randomly scheduling the execution of blocks Bi. Each block comprises a set of operations relating to the electronic component-carrying card. These operations, when executed, invoke functions that are managed by card controller 11. For performing these functions, the controller takes time. In general, for each set of functions, the time consumed will be different, which is also the case for each set of operations. Thus, when using this controller means for random execution of blocks, on each new execution of program P, the electrical signature will vary in time since the code blocks are not executed in the same order, whereby, for example, a forger will not be able to repeatedly launch the execution of said program P and analyze the electrical signature in order to find matches between various processing operations and each signal or series of signals contained within the electrical signature. It will be noted that no auxiliary device has been added for countering such forgery.

35

25

5

CLAIMS

- 1. An integrated circuit device containing a memory area that comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks Bi ($i=1,\ldots,N$), characterized in that said memory area has M replicas Cj ($j=1,\ldots,M$) of x program code blocks Bi ($x=1,\ldots,N$), wherein said replicas reside at different addresses within said memory area, and in that said device comprises selection means for randomly selecting one replica Cj of at least one of the x blocks Bi, as a block replica to be used when executing said program.
- 2. A device according to claim 1, characterized in that the sums of bit values of at least two addresses among the set of addresses of one replicated block Bi and its M replicas Cj are different.
- 3. A device according to any preceding claim, characterized in that, among the set of addresses of one replicated block Bi and its M replicas, one address resides within the program memory and another address resides within the data memory.
- 4. A device according to any preceding claim, characterized in that it comprises controller means for randomly scheduling block execution.
- 5. A method for making secure an integrated circuit device containing a memory area, which comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks Bi ($i = 1, \ldots, N$), characterized in that said method comprises the steps of:

- generating, within said memory area, M replicas Cj $(j=1,\ldots,M)$ of x program code blocks Bi $(x=1,\ldots,N)$, wherein said replicas reside at different addresses within said memory area, and
- randomly selecting one replica Cj of at least one of the x blocks Bi, as a block replica to be used when executing said program.
- 6. A method according to claim 5, characterized in that said method comprises the additional step of selecting the sums of bit values of at least two addresses among the set of addresses of one replicated block Bi and its M replicas Cj in such a way that they are different.
- 7. A method according to claims 5 or 6, characterized in that, among the set of addresses of a replicated block Bi and its M replicas, an address is selected within the program memory and another address is selected within the data memory.
- 8. A method according to claims 5, 6 or 7, characterized in that said method comprises the additional step of randomly scheduling block execution.

ABSTRACT


The present invention relates to an integrated circuit device containing a memory area, which comprises, on the one hand, a data memory and a program memory, and on the other hand, a program having N code blocks Bi (i = 1, ..., N). It also relates to a method for making such a device secure. The present invention is characterized in that the memory area has M replicas Cj (j = 1, ..., M) of x program code blocks Bi (x = 1, ..., N), which replicas reside at different addresses in said memory area, and in that said device has selection means for randomly selecting one replica Cj of at least one of the x blocks Bi, as a block replica to be used when executing said program. In particular, the present invention can be applied to smart cards.

Fig. 4.

WO 00/26869

PCT/FR99/02639

1/4






FIG.2

2/4




FIG.3




FIG.4




FIG.5

4/4




FIG.6




FIG.7

		Hank
١,	Ī	400
	ř	1
	å	
1	-	1
	-	
;	i a	Marie .
	Time.	den.
1		
		-
	Brieg.	
	Heart.	Perces.

2.4					140
Planca			المام المخطوعات) inside this box	
Frease	She	# Paris	Sign (+) miside this dox	

PTO/SB/81 (02-01)

Approved for use through 10/31/2002. OMB 0651-0035

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it display a valid OMB control number.

POWER OF ATTORNEY OR AUTHORIZATION OF AGENT

Application Number	09/ 830, 378
Filing Date	April 29, 2001
First Named Inventor	Eric GERBAULT
Title	Device and method for
Group Art Unit	
Examiner Name	
Attorney Docket Number	01245/TL

I hereby ap	onint:			-			
Practi	tioners at	Customer Numbe	er		→	7799	
		Name		ł	Registration I	Number	
business in th	e United	States Patent and	ecute the application I Trademark Office co	onnec	ed therewith.	o transact all	
OR	re-mention	espondence addre ned Customer Nu stomer Number	ess for the above-ide imber.	ntified	Place (Customer r Bar Code ere	
Firm or Individual	Name						
Address							
Address							
City				State		Zip	,
Country							***************************************
Telephone				Fax			*******
Assign	ant/invento ee of reco	rd of the entire int	terest. See 37 CFR 3	.71. TO/SE	V96).		
		SIGNATURE o	of Applicant or Assign	ee of	Record		
Name	Eric	GERBAULT					
Signature	gr						
Date	My 1	H, 2002					
NOTE: Signatures of a forms if more than one	all the invent	ors or assignees of re required, see below	ecord of the entire interest	or their	representative(s) are	e required. Submit m	nultiple
□ *Total of1		ns are submitted.		,			
den Marie Chat							

Burden Hour Statement: This form is estimated to take 3 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

01245/TL

PTO/SB/01 (03-01)
Approved for use through 19/31/2002, OMB-9651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION FOR UTILITY OR

Attorney Docket Number

DESIG	N	First Named Inve	IIIOI LIC	ERBAULT	- Of the plants of the party o
PATENT APPI	COM	PLETE IF K	NOWN		
	(37 CFR 1.63) Declaration Declaration		er	09 /830, 378	
Declaration				April 29, 2001	
Submitted OR with Initial	Submitted after Initial Filing (surcharge	Group Art Unit			
Filing	(37 CFR 1.16 (e)) required)	Examiner Name			
As a below named inventor, I h	ereby declare that:				
My residence, mailing address, a	nd citizenship are as stated	below next to my name.			
I believe I am the original, first an names are listed below) of the su					
Device and method for	making an integrated circ	cuit secure.			
					ŧ
					-
					1
		4			1
	(Title of the	Invention)			······································
the specification of which					
the specification of which					
the specification of which is attached herete					
is attached hereto					
is attached hereto	04/ 29/ 2001		A		
is attached hereto		as United State	es Application I	Number or PCT i	nternational
is attached hereto		as United State	es Application (Number or PCT i	nternational
is attached hereto OR was filed on (MM/DD/YYYY)	·			Number or PCT i	
is attached hereto OR was filed on (MM/DD/YYYY)		as United State		Number or PCT i	1
is attached hereto OR was filed on (MM/DD/YYYY)	·			Number or PCT i	1
is attached hereto OR was filed on (MM/DD/YYYY) Application Number 09/ 8: I hereby state that I have reviewed	30, 378 and was arm	ended on (MM/DD/YYYY	o		(if applicabl
is attached hereto OR was filed on (MM/DD/YYYY) Application Number 09/ 8: I hereby state that I have reviewe amended by any amendment spe	30, 378 and was ame	ended on (MM/DD/YYYY	od specification	, including the ch	if applicabl
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8: I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to discloss in-part applications, material informations.	d and understand the contectifically referred to above.	ended on (MM/DD/YYYY) ints of the above identifie rial to patentability as def	d specification	n, including the cla	if applicables aims, as
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8 I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclose in-part applications, material informer. PCT international filing date of the	d and understand the conte cifically referred to above. a information which is mater mation which became avails a continuation-in-part applica	ended on (MM/DD/YYYY) ints of the above identifie rial to patentability as defable between the filing datation.	d specification fined in 37 CFI ate of the prior	n, including the cli R 1.56, including application and (if applicables ims, as for continuation national or
is attached hereto OR was filed on (MM/DD/YYYY) Application Number 09/ 8 I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclosin-part applications, material infon PCT international filing date of the I hereby claim foreign priority bear or plant breeder's rights certifications.	d and understand the contectifically referred to above. a information which is matemation which became availa continuation-in-part applications and the state of	ended on (MM/DD/YYYY nts of the above identifie rial to patentability as def able between the filing da ation.	d specification fined in 37 CFI ate of the prior any foreign as	n, including the cli R 1.56, including application and (application(s) for p	irrapplicable irras, as for continuational or national
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8: I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclose in-part applications, material infor PCT international filing date of the I hereby claim foreign priority ber or plant breeder's rights certificate than the United States of American patent, inventor's or plant breede	d and understand the contectifically referred to above. a information which is matemation which became availate continuation-in-part applications, or 365(a) of any PC1 ca, listed below and have are rights certificate(s), or a rights certificate(s), or a	ended on (MM/DD/YYYY) ints of the above identifie rial to patentability as def able between the filing da ation. a)-(d) or (f), or 365(b) of international application by	d specification fined in 37 CFI ate of the prior any foreign an which design chacking the	n, including the class of the c	if applicable aims, as for continuation to national or catent, inventor expuntry of the country
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8: I hereby state that I have reviewe amended by any amendment spe I acknowledge the duty to disclose in-part applications, material inform PCT international filing date of the I hereby claim foreign priority ber or plant breeder's rights certificate than the United States of American patent, inventor's or plant breede application on which priority is claim.	d and understand the contectifically referred to above. e information which is materiation which became availate continuation-in-part applicately. or 365(a) of any PC1 ca, listed below and have a rights certificate(s), or a med.	ended on (MM/DD/YYYY) ints of the above identifie rial to patentability as def able between the filing da ation. a)-(d) or (f), or 365(b) of international application laye identified below, by any PCT international app	d specification fined in 37 CFI ate of the prior any foreign as n which design checking the plication havin	n, including the cli R 1.56, including application and opplication(s) for p nated at least or box, any fareign g a filing date by	if applicable aims, as for continuation to national or atent, inventor expensive of that of the control of the
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8: I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclose in-part applications, material infor PCT international filing date of the I hereby claim foreign priority ber or plant breeder's rights certificate than the United States of American patent, inventor's or plant breede	d and understand the contectifically referred to above. e information which is materiation which became availate continuation-in-part applicately. or 365(a) of any PC1 ca, listed below and have a rights certificate(s), or a med.	anded on (MM/DD/YYYY) ints of the above identifie rial to patentability as defable between the filing dation. a)-(d) or (f), or 365(b) of international application also identified below, by my PCT international application foreign Filing Date	d specification fined in 37 CFI ate of the prior any foreign an which design chacking the	n, including the cli R 1.56, including application and opplication(s) for p nated at least or box, any fareign g a filing date by	if applicable aims, as for continuation to national or atent, invento a spelication application application of that of the control of the con
is attached hereto OR was filed on (MM/DD/YYYY) Application Number 09/8: I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclosin-part applications, material informed international filing date of the I hereby claim foreign priority ber or plant breeder's rights certificated than the United States of Americ patent, inventor's or plant breede application on which priority is claimed. Prior Foreign Application	d and understand the conte- cifically referred to above. e information which is mate- mation which became availa- e continuation-in-part applica- lefs, or 365(a) of any PC1 a, listed below and have a's rights certificate(s), or a med. Country	ended on (MM/DD/YYYY) ints of the above identifie rial to patentability as defable between the filing diation. a)-(d) or (f), or 365(b) of international application layer of the property of	d specification fined in 37 CFI ate of the prior any foreign as n which design r checking the plication havin	n, including the cli R 1.56, including application and opplication(s) for p nated at least or box, any foreign g a filing date by Certified Co	if applicable aims, as for continuation to mational or atent, invento atent, invento a application of a polication at a polica
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8. I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclosin-part applications, material infor PCT international filing date of the I hereby claim foreign priority berror plant breeder's rights certifical than the United States of Americ patent, inventor's or plant breede application on which priority is claim Prior Foreign Application Number(s)	d and understand the conte- cifically referred to above. e information which is mate- mation which became availa- e continuation-in-part applica- lefs, or 365(a) of any PC1 a, listed below and have a's rights certificate(s), or a med. Country	ended on (MM/DD/YYYY ints of the above identifie rial to patentability as def able between the filing di- ation. a)-(d) or (f), or 365(b) of international application also identified below, by ny PCT international ap- rerign Filing Date (MM/DD/YYYY)	d specification fined in 37 CFI ate of the prior any foreign as n which design r checking the plication havin	n, including the cli R 1.56, including application and opplication(s) for p nated at least or box, any foreign g a filing date by Certified Co	if applicable aims, as for continuation to realize the realization about 10 feet application of the py Attached
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8. I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclosin-part applications, material infor PCT international filing date of the I hereby claim foreign priority berror plant breeder's rights certifical than the United States of Americ patent, inventor's or plant breede application on which priority is claim Prior Foreign Application Number(s)	d and understand the conte- cifically referred to above. e information which is mate- mation which became availa- e continuation-in-part applica- lefs, or 365(a) of any PC1 a, listed below and have a's rights certificate(s), or a med. Country	ended on (MM/DD/YYYY ints of the above identifie rial to patentability as def able between the filing di- ation. a)-(d) or (f), or 365(b) of international application also identified below, by ny PCT international ap- rerign Filing Date (MM/DD/YYYY)	d specification fined in 37 CFI ate of the prior any foreign as n which design r checking the plication havin	n, including the cli R 1.56, including application and opplication(s) for p nated at least or box, any foreign g a filing date by Certified Co	if applicable aims, as for continuation to realize the realization about 10 feet application of the py Attached
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8. I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclosin-part applications, material infor PCT international filing date of the I hereby claim foreign priority berror plant breeder's rights certifical than the United States of Americ patent, inventor's or plant breede application on which priority is claim Prior Foreign Application Number(s)	d and understand the conte- cifically referred to above. e information which is mate- mation which became availa- e continuation-in-part applica- lefs, or 365(a) of any PC1 a, listed below and have a's rights certificate(s), or a med. Country	ended on (MM/DD/YYYY ints of the above identifie rial to patentability as def able between the filing di- ation. a)-(d) or (f), or 365(b) of international application also identified below, by ny PCT international ap- rerign Filing Date (MM/DD/YYYY)	d specification fined in 37 CFI ate of the prior any foreign as n which design r checking the plication havin	n, including the cli R 1.56, including application and opplication(s) for p nated at least or box, any foreign g a filing date by Certified Co	if applicable aims, as for continuation to realize the realization about 10 feet application of the py Attached
is attached hereto OR Was filed on (MM/DD/YYYY) Application Number 09/8. I hereby state that I have reviewe amended by any amendment spell acknowledge the duty to disclose in-part applications, material infor PCT international filing date of the I hereby claim foreign priority berror plant breeder's rights certifical than the United States of Americ patent, inventor's or plant breede application on which priority is claim Prior Foreign Application Number(s)	d and understand the conte- cifically referred to above. e information which is mate- mation which became availa- e continuation-in-part applica- lefs, or 365(a) of any PC1 a, listed below and have a's rights certificate(s), or a med. Country	ended on (MM/DD/YYYY ints of the above identifie rial to patentability as def able between the filing di- ation. a)-(d) or (f), or 365(b) of international application also identified below, by ny PCT international ap- rerign Filing Date (MM/DD/YYYY)	d specification fined in 37 CFI ate of the prior any foreign as n which design r checking the plication havin	n, including the cli R 1.56, including application and opplication(s) for p nated at least or box, any foreign g a filing date by Certified Co	if applicable aims, as for continuation to realize the realization about 10 feet application of the py Attached

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 21 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/01 (03-01)
Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

Direct all correspondence to: Customer Nu or Bar Code				OR	rrespondence address below
Name					
NO ID					
Address					
City			Stat	•	ZIP
Country	Tolor	ohone			Fax
I hereby declare that all statements made herein of are believed to be true; and further that these state made are punishable by fine or imprisonment, or bo validity of the application or any patent issued thereo	my ow ements ith, une	m knowledge are were made with	a the	knowledge that willful f	made on information and belief
NAME OF SOLE OR FIRST INVENTOR:	IĘ.	A petition h	as b	een filed for this un	signed inventor
Given Name (first and middle [if any])	1	Eric.		nily Name iurname	GERBAULT
Inventor's Signature			_		Date May 15th, 2002
Residence: City	an	PRY		France Country	French Citizenship
50, Ave	enue	Jean Jaurès -	- B.I	P. 620-12	
City Montrouge Cedex		State		92542 zip	France Country
NAME OF SECOND INVENTOR:		A petition has	s bee	en filed for this unsi	gned inventor
Given Name (first and middle [if any])			_	ily Name urname	
Inventor's Signature Date					
Residence: City		State		Country	Citizenship
Mailing Address					
City		State		ZIP	Country
Additional inventors are being named on the	sup	plemental Additio	nal In	ventor(s) sheet(s) PTO	/SB/02A attached hereto:

JC03 Rec'd PCT/PTO

2 5 APR 2001

T
1
ij
1
IJ
Ü
T.

PTO/SB/122 (10-00)
Please type a plus sign (+) inside this box

+ Approved for use through 10/31/2002. OMB 0651-0035
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

CHANGE OF CORRESPONDENCE ADDRESS Application

Address to:

Assistant Commissioner for Patents Washington, D.C. 20231

Application Number	
Filing Date	
First Named Inventor	Eric GERBAULT
Group Art Unit	
Examiner Name	
Attorney Docket Number	01245/TL

Please change the Corto:	respondence Address for the abo	ove-identified application	
x Customer N	lumber 01933	-	
25 040.001 14	Type Customer Number he	re i	01933
OR	_		PATENT TRADEMARK OFFICE
Firm <i>or</i> Individual Name	α,		
Address			
Address			
City		State	ZIP
Country			
Telephone		Fax	
	used to change the data associa an existing Customer Numbe 4).		
rain tie.			
Applicant/I	nventor.		
	of record of the entire interest. under 37 CFR 3.73(b) is enclose	d. (Form PTO/SB/96).	
Attorney or	r Agent of record.		
	d practitioner named in the application of the properties of the second		
Typed or Printed Name			
	Langer, Reg. No. 2	7,264	
Signature / DMu	es Leve		
Data	25, 20 <i>0</i> 1		
NOTE: Signatures of all the inve forms if more than one signature	entors or assignees of record of the entire e is required, see below*.	interest or their representative	e(s) are required. Submit multiple
Total offor	ms are submitted.		